## EXHIBIT A VERSION WITH MARKINGS TO SHOW CHANGES MADE

(Amended) A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:

1 2

providing first block size information to the memory device, wherein the first block size information is provided by the memory controller and [defines] is representative of a first amount of data to be input by the memory device [in response to a write request]; and

issuing a first <u>operation code</u> [write request] to the memory device, wherein in response to the first <u>operation code</u>, [write request] the memory device inputs the first amount of data [corresponding to the first block size information].

- 152. The method of claim 151 wherein the memory device inputs the first amount of data synchronously with respect to an external clock signal.
- 153. (Amended) The method of claim 151 further including: providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the memory device [in response to a write request]; and

issuing a second <u>operation code</u> [write request] to the memory device, wherein in response to the second <u>operation code</u> [write request], the memory device inputs the second amount of data [corresponding to the second block size information].

154. (Amended) The method of claim 151 wherein the first block size information and the first operation code [write request] are included in a request packet.

155. (Amended) The method of claim 154 wherein the first block size information and the first operation code [write request] are included in the same request packet.

1 2

3

1

2

3

4

1

2

3

4

5

6

7

- 1 156. (Amended) The method of claim 151 further including providing 2 the first amount of data [corresponding to the first block size 3 information] to the memory device.
- 1 157. The method of claim 156 wherein the first amount of data is 2 provided to the memory device after a delay time transpires.
- 1 158. (Amended) The method of claim 157 [156] wherein the delay 2 time is representative of a number of clock cycles of [a] an external 3 clock signal.
- 1 159. (Amended) The method of claim 151 wherein the first block 2 size information is a binary representation of the <u>first</u> amount of data 3 [to be input in response to the first write request].
  - 160. (Amended) The method of claim 151 wherein the first amount of data [corresponding to the first block size information] is <u>output</u>, by the memory controller, [input] synchronously during a plurality of clock cycles of <u>an</u> [the] external clock signal.
  - 161. (Amended) A method of operation in a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises:

receiving first block size information from a <u>memory</u> controller, wherein the first block size information [defines] <u>represents</u> a first amount of data to be input by the memory device in response to <u>the</u> operation code [a write request];

receiving <u>an operation code</u>, [a first write request] from the <u>memory</u> controller, synchronously with respect to an external clock signal; and

5

inputting the first amount of data [corresponding to the first block size information] in response to the <u>operation code</u> [first write request].

- 162. (Amended) The method of claim 161 wherein <u>inputting the first</u> amount of data includes receiving the first amount of data [the first amount of data corresponding to the first block size information is sampled] synchronously with respect to the external clock signal.
- 163. (Amended) The method of claim 161 wherein the first amount of data is sampled synchronously during a plurality of clock cycles of the external clock signal [further including:

[receiving second block size information, wherein the second block size information defines a second amount of data to be input in response to a write request;

receiving a second write request from the bus controller; and inputting the second amount of data corresponding to the second block size information], in response to the second operation code write request].

- 164. (Amended) The method of claim 161 wherein the <u>first</u> block size information and the <u>operation code</u> [first write request] are included in a request packet.
- 165. (Amended) The method of claim 164 wherein the <u>first</u> block size information and the <u>operation code</u> [first write request] are included in the same request packet.

166. (Amended) The method of claim 161 wherein the first block size information is a binary representation of the first amount of data to be input in response to the <u>operation code</u> [first write request].

- 167. (Amended) The method of claim 161 wherein the first amount of data [corresponding to the first block size information] is [input] output, by the memory controller, synchronously during a plurality of clock cycles of [an] the external clock signal.
- 168. (Amended) The method of claim 161 further including generating an internal clock signal using a delay locked loop and the [an] external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the internal clock signal.
- 169. (Amended) The method of claim 161 further including generating first and second internal clock signals using clock generation circuitry and [an] the external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the first and second internal clock signals.
- 170. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop.
- 171. (Amended) A method of operation of an integrated circuit, wherein the integrated circuit includes a <u>dynamic random access</u> memory array having a plurality of memory cells, the method of operation comprises:

receiving block size information from a controller, wherein the block size information [defines a first] represents an amount of data



7 to be input [from a bus] in response to <u>an operation code</u> [a write request];

9 10

11

12

13

receiving the operation code from the controller [a first write request]; and

inputting the [first] amount of data [corresponding to the block size information] in response to the <u>operation code</u> [first write request].

- 1 172. (Amended) The method of claim 171 further including storing 2 the [first] amount of data [corresponding to the block size 3 information] in the memory array.
- 1 173. (Amended) The method of claim 171 wherein the block size 2 information and the <u>operation code</u> [first write request] are included 3 in a request packet.
- 1 174. (Amended) The method of claim 171 wherein the block size 2 information is a binary representation of the [first] amount of data to 3 be input in response to the operation code [first write request].
- 1 176. (Amended) The method of claim 171 [161] wherein the [first]
  2 amount of data is input, in response to [receipt of] the operation code
  3 [first write request], after a delay time transpires.
- 1 177. The method of claim 176 wherein the delay time is 2 representative of a number of clock cycles of the external clock signal 3 [that transpire before the first amount of data is input].
- 1 178. (New) The method of claim 151 wherein the first operation code is issued onto a bus.

- 1 179. (New) The method of claim 178 wherein the bus includes a 2 plurality of signal lines to multiplex control information, address 3 information and data.
- 1 180. (New) The method of claim 151 further including providing 2 address information to the memory device.
- 1 181. (New) The method of claim 161 wherein the operation code, the 2 first block size information and address information are included in a 3 packet.
- 1 182. (New) The method of claim 161 further including receiving 2 address information from the memory controller.
- 1 183. (New) The method of claim 161 wherein the first block size information, and the operation code are received from an external bus.
- 1 184. (New) The method of claim 183 wherein the first block size 2 information, and the operation code are received from the same external 3 bus.
- 1 185. (New) The method of claim 184 wherein the external bus is 2 used to multiplex address information, control information and 3 data.
- 1 186. (New) The method of claim 171 further including receiving 2 address information from the controller.